

### 1.3.3. System address decode circuit (Z201 & Z202 sheet 2)

The system address decode circuit uses several of the system address bits, along with other control signals, to connect the system data bus to :

|                          |   |                                    |
|--------------------------|---|------------------------------------|
| System ROM (Z301 & Z302) | : | Chip select EPROM_B (Z201 pin 19)  |
| System RAM (Z401)        | : | Chip select RAMSL_B (Z201 pin 18)  |
| System RAM (Z402)        | : | Chip select RAMSU_B (Z201 pin 17)  |
| Acquisition RAM (Z604)   | : | Chip select RAMQU1_B (Z201 pin 16) |
| Acquisition RAM (Z605)   | : | Chip select RAMQL2_B (Z201 pin 15) |
| Display RAM (Z802)       | : | Chip select RAMQU1_B (Z201 pin 14) |
| ADC Level/Cadx (Z502)    | : | Chip select ADCLVL_B (Z201 pin 13) |
| COVIS1 register (Z801)   | : | Chip select COVIS1_B (Z202 pin 19) |
| COVIS2 register (Z801)   | : | Chip select COVIS2_B (Z202 pin 18) |
| COVIS3 register (Z801)   | : | Chip select COVIS3_B (Z202 pin 17) |
| CURS10 register (Z801)   | : | Chip select CURS10_B (Z202 pin 16) |
| BASEDT register (Z601)   | : | Chip select BASEDT_B (Z202 pin 15) |
| RS232 interface (Z1001)  | : | Chip select DUART_B (Z202 pin 13)  |
| IEEE interface (Z901)    | : | Chip select GPIB_B (Z202 pin 12)   |


### 1.3.4. System Rom - Z301 & Z302 - sheet 3/10

The system ROM (read-only memory) is made of two 128K \* 8-bit rom devices connected in parallel to form a 128K \* 16-bit program memory. The chip enable the pins Z301 and Z302 of the chips are both shorted to ground to reduce access time (no wait-state).

Cf. : Figure 10 : Program fetch with no wait state

### 2.3.5. System Ram (Z401 & Z402 sheet 4)

The system RAM (random access memory) is made of two 128K \* 8-bit memory devices connected in parallel to form a 128K \* 16-bit storage memory. The system ram is used for storage of waveform acquisition data, front panel settings,....  
It is nonvolatile RAM . A battery-backup circuit (BT120x) is used to maintain data when power is off. It allows the instrument to power on in the same state it was in when it was turned off.

**Figure 10 - PROGRAM FETCH WITH NO WAIT STATE**

## 1.4. ACQUISITION

### 1.4.1. A/D converters (Z703 & Z704 sheet 7)

Characteristics : 8 bits, 20 MHz, monotonic with no missing codes

A/D converter operates at a constant 20 MHz conversion rate.

CR702 provides a 2.5V voltage reference. The magnitude of the analog input VIN is about 1.5V centered around 1.25V.

### 1.4.2. Time base controller Z601 - sheet 6/19

The time base controller, under direction of the system  $\mu P$ , monitors and controls the acquisition functions. When the pretrigger samples are obtained, the digitization process is started. Samples are counted to store the correct number in the acquisition memory, and the trigger point is properly located in the waveform record.

Record length : 4096 data points for the OX8620. 8192 data points for the OX8627.

The time base controller is driven by an external 40 MHz free running oscillator.

It generates :

- CK1A and CK2A provide the acquisition rate (100 data points per division).
- Two constant phase reversal clocks (20MHzA and 20MHzB) for A/D data conversion rate.
- A 1 MHz clock (CKvisu1) for the display circuit and the level conversion ADC.
- A 2 MHz clock (CKvisu2) for the display circuit.
- A 5 MHz clock for the IEEE interface circuit.

#### 1.4.2.1. Sweep time between 10S/Div and 200mS/Div.

Sweep time between 10S/Div. and 200 ms/Div.

In real time mode, the display is constantly being updated as new data point are available. When the RST7.5 signal from the time base controller goes low, new data point is acquired. A low state is clocked to the Q output of flip-flop Z615 on the falling edge of the RST7.5 signal. That generates an interrupt to the system processor. When the system processor services request, it sets OP(1) low via Z1001 to reset the flip-flop in preparation for the next new data point.

Example : With SEC/DIV control set to 200mS, there is an effective sample rate of 1 sample every 2mS.

Figure 11 : Real time acquisition. Sweep time : 200mS/Div.


Figure 12 : Real time interrupt acknowledge

**Figure 11 : Real time acquisition. Sweep time : 200mS/Div.**

RST 7.5  
Pin 15 Z 601

INT (0)  
Pin 5 Z 615

OP (1)  
Pin 4 Z 615




matix  
25-Jan, 14:31

**Figure 12 : Real time interrupt acknowledge**

RST 7.5  
Pin 15 Z 601

INT (0)  
Pin 5 Z 615

OP (1)  
Pin 4 Z 615



25-Jan, 14:29

#### 1.4.2.2. Standard mode acquisition

Sweep time between 100mS/Div and 5µS/Div.

The system processor sets the PINGPONG output (Z1101 pin 5) and the PGPGCH2 output (Z1101 pin 6) low.

The input signals (CH1 and CH2) are applied to their corresponding A/D converters for digitization.

A/D converters clocks input are both connected to 20MHZA clock signal (via Z610).

Cf. : Figure 13 : Standard mode acquisition timing.

#### 1.4.2.3. Pingpong mode acquisition

Sweep time : 2µS/Div and lower (Software expansion).

Acquisition rate : 40MS/S for one channel.

The input signal are converted alternately. The A/D converters use a reversal clock input signal.

The system processor sets the PINGPONG output high.

#### CH1 input signal digitization :

The system processor sets the PGPGCH2 output low.

The input signal CH1 is applied to both A/D converters (via Z702).


#### CH2 input signal digitization :

The system processor sets the PGPGCH2 output high.


The input signal CH2 is applied to both A/D converters (via Z702).

Cf. : Figure 14 : Pingpong mode acquisition timing.

**Figure 13 - Standard mode acquisition timing**  
(S/DIV : 5 $\mu$ s)



**Figure 14 : PINGPONG MODE ACQUISITION TIMING**  
(S/DIV : 2 $\mu$ s)





### 1.4.3. Acquisition memories (Z604 & Z605 sheet 6 - See Annex 3

#### 1.4.3.1. Time base controller access

The time base controller (Z601) sets the COMRAM (pin 61) and COMRD\_ pin (pin 4) output pins high.

Standard and real time modes acquisition :

The time base controller sets the COM374\_ output (Z601 pin 62) low.

The time base controller sets the ENVEL output (Z601 pin 6) high.

Glitch capture mode acquisition :

The time base controller set the COM374\_ output (Z601 pin 62) high.

The time base controller set the ENVEL output (Z601 pin 6) low.

#### 1.4.3.1.1. Address bus

An internal counter in time base controller generates the acquisition memory addresses.

Z612 and Z613 synthesize the A0 addresses via Z603.

#### 1.4.3.1.2. Data bus

Z607 and Z608, bidirectional buffers, isolate the system processor data bus from acquisition ram data bus.

Standard and real time modes acquisition :

Z606, unidirectional buffer, connects A/D converter (Z703) to acquisition ram (Z604) data bus.

Z609, unidirectional buffer, connects A/D converter (Z704) to acquisition ram (Z605) data bus.

Z101,Z201,Z104 and Z204 (Glitch capture board), unidirectional buffers, isolates the MINMAX1 and MINMAX2 bus from acquisition ram data bus.(OX8627 only).

Glitch capture mode acquisition : (OX8627 only)

Z606 and Z609, unidirectional buffers, isolates the A/D converter data bus from acquisition ram data bus.

Z101 (min) and Z104 (max), unidirectional buffers, connects alternately the MINMAX1 bus to acquisition ram (Z604) data bus.

Z201 (min) and Z204 (max), unidirectional buffers, connects alternately the MINMAX2 bus to acquisition ram (Z605) data bus.

#### 1.4.3.1.3. Control signals

The chip select pins of acquisition rams, Z604 and Z605, are both shorted to ground via Z602.

The output enable pins of acquisition rams are both connected to the time base controller output pin COMRD\_.

The time base controller generates the write signal (COMWR\_ pin 5) according to the acquisition rate.

#### 1.4.3.2. System processor access

The time base controller sets the COMRAM output low.

The time base controller sets the COM374\_ and ENVEL\_ output high.

##### 1.4.3.2.1. Address bus

The system processor address bus is connected to the acquisition ram address bus throughout the time base controller and Z603 (A0).

##### 1.4.3.2.2. Data bus

Z606 and Z609, unidirectional buffers, isolates the A/D converter data bus from acquisition ram data bus.

Z101, Z201, Z104 and Z204 (Glitch capture board), unidirectional buffers, isolates the MINMAX1 and MINMAX2 bus from acquisition ram data bus. (OX8627 only)

Z607 and Z608, bidirectional buffers, connects the system processor data bus to acquisition ram data bus.

##### 1.4.3.2.3. Control signals

The \_OE and \_W pins are connected to the system processor signals control throughout the time base controller.

The chip select pins are connected to the system address decode circuit Z201 via Z602.

**1.4.4. Front panel offset acquisition**

Active in digital mode, when the acquisition is stopped.

Used to control the vertical position of the displayed data waveform.

The inputs coupling are set to ground.

The outputs of the front panel vertical position potentiometers are applied to the

A/D converters. The real time acquisition mode is used.

The vertical position controls range are about  $\pm 12$  divisions ( 3 screens).

The A/D converters inputs range are about  $\pm 4$  divisions ( 1 screen).

Three SEL\_CADR control lines of analog multiplexer Z706 selects which of both front panel potentiometers is read .

The attenuator Z707 reduces the input signal level to set it back the dynamic range of the A/D converters.

**1.4.4.1. Acquisition run**

SEL\_CADR0 = L    SEL\_CADR1 = L    SEL\_CADR2 = L

**1.4.4.2. Acquisition stopped****1.4.4.2.1. CH1 vertical position acquisition**

SEL\_CADR0 = H    SEL\_CADR1 = H    SEL\_CADR2 = L

**1.4.4.2.2. CH2 vertical position acquisition**

SEL\_CADR0 = H    SEL\_CADR1 = H    SEL\_CADR2 = H

**1.5. DISPLAY CONTROLLER Z801 - sheet 8/19 - See ANNEX 2**

Vertical resolution : 8 bits, 25 points per division

Horizontal resolution : 10 bits, 100 points per division

The display system consists in the display controller, the display memory (Z802), and the X (Z804) and Y (Z803) DACs.

The display generates also a blanking signal. Output EFFAC pin 66.

The multiplexer Z808 is used to reduce the readout characters height.


Display state-machine clocks are generated by the time base controller 1 and 2MHz clock signals.

Display cycle

- If necessary, the system processor makes a display change. (Waveform data or readout characters update)
- The system processor programs the display controller to display a waveform data, a readout or a cursor.
- Datas are read from the memory and transferred to the ADCs.
- An interrupt to the system processor is generated (Output RST5.5visu goes high) by the display controller at the end of the display.

Cf. :

|           |   |                           |
|-----------|---|---------------------------|
| Figure 15 | : | Waveform display          |
| Figure 16 | : | Readout display           |
| Figure 17 | : | Vertical cursor display   |
| Figure 18 | : | Horizontal cursor display |
| Figure 19 | : | End of display interrupt  |
| Figure 20 | : | Mains synchronizing       |

**Figure 15 - WAVEFORM DISPLAY**

**Figure 16 - READOUT DISPLAY****X**

I\_NUM&gt;

Pin 4 Z 804

**Y**

I\_NUM \_ Y1

Pin 8 Z 803

**EFFAC**

EFF\_NUM\_

Pin 4 Z 806





Figure 17 - VERTICAL CURSOR DISPLAY




**Figure 18 - HORIZONTAL CURSOR DISPLAY**


**X**                    I\_NUM>  
Pin 4   Z 804


**Y**                    I\_NUM \_ Y1  
Pin 8   Z 803

**EFFAC**            EFF\_NUM\_  
Pin 4   Z 806





**Figure 19 - END OF DISPLAY INTERRUPT**

**Figure 20 - MAINS SYNCHRONIZING**

## **1.6     SYSTEM I/O**

### **1.6.1.    RS232 INTERFACE Z1001 sheet 10 - See Annex 3**

The SCN68681 provides two independent full duplex asynchronous receiver/transmitter channels, a multi-function programmable 16 bit counter/timer, a multi-function 6 bit input port and a multi function 8 bit output port. An external 3.6864 MHz quartz (Y1001) allows standard baud rates.

The first asynchronous communications port (TxDA and RxDA) provides the interfaces between the scope and external RS232 devices.

The output pin OP(0) is used as RTS control output signal.

The input pin IP(0) is used as CTS control input signal.

The CMOS levels input/output are level shifted (Z1002) to conform with the RS232 operating levels.

The second asynchronous communication port (TxDB and RxDB) is used to detect the presence of the calibration jumper. Refer to adjustment section.

Cf. : Figure 21 : 68681 pin assignments


### **1.6.2.    GP1B INTERFACE - sheet 9/19 - See Annex 2**

Only for the OX8627 oscilloscopes.

Z901 (NEC 7210) is a standard general purpose interface bus (GP1B) controller. Z902 and Z903 are both lines drivers in accordance with IEEE488 standard.

The GP1B controller is driven by the time base controller 5MHz clock signal.

**Figure 21 - 68681 pin assignments**



## **1.7 TRIGGER LEVEL AND HORIZONTAL POSITION DIGITIZATION - SHEET 5/19**

All the potentiometers of the front panel are not 'soft' controls. They directly activate a circuit function. The trigger level potentiometer is digitized for readout display. The horizontal position potentiometer is digitized at the beginning of the hardcopy.

The multiplexer Z503 select the pot to be read. The A/D converter (Z502) performs a 8 bit successive approximation. The A/D converter is driven by the time base controller 1MHz clock signal.

Cf. : Figure 22 : ADC bus timing. (Access with two wait states)


## **1.8. AUTO-SET- Sheet 11 /19 See Annex 2**

OX8620 & OX8627 : The front panel processor performs this function.

## **1.9. POWER SUPPLY - Sheet 12/19**

### **1.9.1. OX8620 & OX8627**

The analog board switching power supply directly produces the 5VD and + 5VD\_OPTION voltage.

**Figure 22 - ADC BUS TIMING**


2. INTERCONNECT DIAGRAM

Cf. : Figure 23 : OX8020/27

3. PCB/PARTS LIST NUMBER

| PCB number           |         |         |  |
|----------------------|---------|---------|--|
| Analog board         | 2086-05 | 2086-05 |  |
| Digital board        | 2032-04 | 2032-04 |  |
| Glitch capture board |         | 2031-01 |  |
|                      | OX8620  | OX8627  |  |

| Parts list number    |        |        |  |
|----------------------|--------|--------|--|
| Analog board         | HC0196 | HC0196 |  |
| Digital board        | HD1935 | HD1936 |  |
| Glitch capture board |        | HD1887 |  |
|                      | OX8620 | OX8627 |  |



OX 8620 - OX 8627

|           |    |           |                        |            |
|-----------|----|-----------|------------------------|------------|
| IC 135568 | 00 | OX8620-27 | BOARDS INTERCONNECTION | 20/09/1993 |
|-----------|----|-----------|------------------------|------------|



## **CHAPTER 5 - DIGITAL BOARD ADJUSTMENT**

---

1. **GETTING STARTED**

The analog part of the oscilloscope must be adjusted and calibrated.  
If necessary , refer to CHAPTER 3 - ANALOG BOARD ADJUSTMENT  
The digital part of the instrument must be adjusted after a half an hour warm-up period.

2. **CALIBRATION INSTRUMENTS TO BE USED**

An oscilloscope calibrator  
Square-wave signal (1KHZ/0.6V<sub>pp</sub>).  
A BF generator  
Sine-wave or triangular-wave signal (50 KHz/0.8V<sub>pp</sub>).

3. **USEFUL DOCUMENTS**

Marking layout of the analog board traditional components  
CI 2086-05.  
Marking layout of the digital board traditional components  
CI 2032-04.

4. **ADJUSTMENT STARTING**

Switch off the instrument.  
Remove the upper box.  
Short-circuit J11<sub>1</sub> and J11<sub>4</sub>  
The J11 connector is located on the digital board.  
Switch on the instrument.  
The oscilloscope screen displays :  
**Etalonnage memoire OX862x                      Lancer**  
Press the HARDCOPY key to launch the adjustment.

5. **RUNNING**

When adjusting, the keys and the knobs of the front panel are disabled.  
For each step of the calibration :  
The necessary operating mode is automatically configured.  
The operator must adjust as requested and valid by pressing HARDCOPY.  
  
It is impossible to set back to previous step.  
If necessary, switch off the instrument and re-start the procedure.  
The calibration process consists in :  
9 hard adjustments. (Action on adjustable resistors)  
4 soft adjustments. (Digitization of the front panel potentiometers)


## 5.1 VERTICAL GAIN AND OFFSET ADJUSTEMENT

The screen displays :

**GAIN Y REST. OFFSET REST. Quit**

Action :

Adjust R637 (gain) and R643 (offset) to align the cursors on the first and the last horizontal graticule line.



Adjustment positions :

R637 : Main board

R643 : Main board

**Valid this adjustment by pressing the HARDCOPY key.**

## 5.2 ANALOG/DIGITAL X POSITION CONCORDANCE

### 5.2.1 Offset adjustment


The screen displays :

**Depart de trace au centre.CENTR X TRACE Quit**

Action :

Set the trace starting point on the mid-vertical line with the horizontal position button of the front panel.

Position the left cursor at the same point with R1418.



Adjustment position :

R1418 : Main board

**Valid this adjustment by pressing the HARDCOPY key.**

### 5.2.2 Gain adjustment

The screen displays :


**Depart de trace a gauche.GAIN X NUM Quit**

Action :

Set the trace starting point on the first vertical line with the horizontal X position button of the front panel.

Position the left cursor at the same point with R1430.

When sweeping the left half of the screen, check that both cursor and starting point stay together.



Adjustment position :

R1430 : Main board

Valid the adjustment by pressing the **HARDCOPY** key.

### 5.3 HORIZONTAL GAIN ADJUSTMENT


The screen displays :

**GAIN X NUM. R811 carte memoire. Quit**

Action :

Set the starting point of the trace on the first vertical line with the horizontal position button of the front panel.

Adjust R811 to position the right cursor on the last vertical line, at the right of the screen.



Adjustment position :

R811 : Digital board

Valid the adjustment by pressing the **HARDCOPY** key.


5.4 TEXT CENTRING

The screen displays :

**Centrage Texte: CENTR X READ-OUT      Quit**

Action :

Use the front panel keys '<-' and '->' to centre the upper line of the text.



Valid the adjustment by pressing the **HARDCOPY** key.

5.5 ACQUISITION CH1


5.5.1 **CH1 front panel offset cancelation**

The screen displays :

**Centre trace CH1 en Y      Quit**

Action :

Set the trace on the horizontal mid-line of the screen with the vertical position CH1 button of the front panel.



Valid the adjustment by pressing the **HARDCOPY** key.

### 5.5.2 CH1 acquisition gain and offset

The screen displays :


**Carre 1 KHz 0.6Vpp/CH1: GAIN1 OFFS1 Quit**

Action :

Set the trace on the horizontal mid-line of the screen with R711. **Do not use the button of the front panel.**

Inject on CH1, a 1KHz, 0.6V<sub>pp</sub> square-wave signal.

Adjust R707 for a 6 division display.



Adjustment position :

R711 : Digital board

R707 : Digital board

**Valid the adjustment by pressing the HARDCOPY key.**

### 5.6 CH2 ACQUISITION


#### 5.6.1 CH2 front panel offset cancelation

The screen displays :

**Centrer trace CH2 en Y Quit**

Action :

Set the trace on the horizontal mid-line of the screen with the vertical position CH2 button of the front panel.



**Valid the adjustment by pressing the HARDCOPY key.**

## 5.6.2 CH2 acquisition gain and offset

The screen displays


**Carre 1 KHz 0.6Vpp/CH2: GAIN2 OFFS2 Quit**

Action :

Set the trace on the horizontal mid-line of the screen with R731. **Do not use the button of the front panel.**

Inject on CH2 a square-wave signal 1KHz ,0.6V<sub>pp</sub>.

Adjust R728 for a 6 division display.



Adjustment position :

R731 : Digital board

R728 : Digital board

**Valid the adjustment by pressing the HARDCOPY key.**

## 5.7 TRIGGER LEVEL BUTTON DIGITIZATION

### 5.7.1 +3 Div trigger level


The screen displays :

**CH1: SIN 50Khz 0.8Vpp LEVEL sur +3 Div Quit**

Action :

Inject a 50 KHz 0.8V<sub>pp</sub> sine-wave signal on CH1 input.

Adjust the LEVEL button of the front panel to get the trace starting on the third horizontal line from the top of the screen (+3 Div). **Do not use the CH1 front panel position.**



**Valid the adjustment by pressing the HARDCOPY key.**

The screen displays :

**Lecture du niveau de declenchement**


### 5.7.2 -3 Div Trigger level (Positive slope)

The screen displays :

**CH1: SIN 50Khz 0.8Vpp LEVEL sur -3 Div Quit**

Action :

Set the LEVEL button of the front panel to get the trace starting on the third horizontal line of the lower part of the screen (-3 Div). **Do not use the CH1 front panel vertical position.**



**Valid the adjustment by pressing the HARDCOPY key.**

The screen displays :

**Lecture du niveau de declenchement**


### 5.7.3 Positive/Negative slope offset

The screen displays :

**Offset front negatif. LEVEL sur -3 Div Quit**

Action :

Set the LEVEL button of the front panel to get the trace starting on the third horizontal line of the lower part of the screen (-3 Div). **Do not use the CH1 front panel vertical position.**



**Valid the adjustment by pressing the HARDCOPY key.**

The screen displays :

**Lecture du niveau de declenchement**



## 5.8 ANALOG/DIGITAL CH1 POSITION CONCORDANCE


### 5.8.1 +4 Div offset

The screen displays :

**Trace CH1 sur +4 Divisions      Quit**

Action :

Set the trace on +4 Div with the CH1 position button of the front panel.



**Valid the adjustment by pressing the HARDCOPY key.**

The screen displays :

**Lecture du decadrage**


### 5.8.2 -4 Div offset

The screen displays :

**Trace CH1 sur -4 Divisions      Quit**

Action :

Set the trace on -4 Div with the CH1 position button of the front panel.



**Valid the adjustment by pressing the HARDCOPY key.**

The screen displays :

**Lecture du decadrage**

## 5.9 ANALOG/DIGITAL CH2 POSITION CONCORDANCE


### 5.9.1 +4 Div offset

The screen displays :

**Trace CH2 sur +4 Divisions      Quit**

Action :

Set the trace on +4 Div with the CH2 position button of the front panel.



**Valid the adjustment by pressing the HARDCOPY key.**

The screen displays :

**Lecture du decadrage**


### 5.9.2 -4 Div offset

The screen displays :

**Trace CH2 sur -4 Divisions      Quit**

Action :

Set the trace on -4 Div with the CH2 position button of the front panel.



**Valid the adjustment by pressing the HARDCOPY key.**

The screen displays :

**Lecture du decadrage**

## 5.10 X POSITION BUTTON DIGITIZATION


### 5.10.1 Trace starting from the left hand side of the screen

The screen displays :

Trace CH1 calée sur bord gauche

Quit

Action :  
Set the trace start on the first vertical line of the screen with the X position button of the front panel.



Valid the adjustment by pressing the **HARDCOPY** key.

The screen displays :

Lecture de la position horizontale


### 5.10.2 Trace starting in the center

The screen displays :

Trace CH1 calée sur axe Y central

Quit

Action :  
Set the trace start on the vertical mid-line with the X position button of the front panel.



Valid the adjustment by pressing the **HARDCOPY** key.

The screen displays :

Lecture de la position horizontale

## 5.11 END OF ADJUSTMENT

Save the 'soft' adjustments in the EEPROM of the front panel

The instrument is adjusted..

The screen displays :      **OX862x Etalonne**      **Quit**

Quit the adjustment program by pressing the HARDCOPY key.

---


## ANNEXES

- ☐ **Annex 1 - General synoptic and Front panel synoptic...**2 pages
- ☐ **Annex 2 - Schematic diagrams - CI 2086-05.1 .....19 p.**
  - + Components location .....2 p.**
  - Schematic diagrams - CI 2086-08 .....19 p.**
  - + Components location .....2 p.**
  - List of modifications .....1 p.**
- ☐ **Annex 3 - CI 2032-4 - Components location .....2 p.**
  - Digital board schematics**
    - OX 8620 ---> HD 1935 }**
    - OX 8627 ---> HD 1936 } .....13 p.**
    - > HD 1887 Glitch capture .....2 p.**
- ☐ **Annex 4 - Modifications .....5 p.**
- ☐ **Annex 5 - Parts list.....7 p.**


**ANNEX 1 - GENERAL SYNOPTIC &  
FRONT PANEL SYNOPTIC**

---

# GENERAL SYNOPTIC (CI 2080) OX 8620 / OX 8627 AND ITS PERIPHERALS




## BLOCK DIAGRAM AND LAYOUT - FRONT PANEL







**ANNEX 2 - SCHEMATICS - CI 2086-05.1  
& COMPONENTS LOCATION**


---





































IC 13722

03

CI 2086-05.1

OX860 CARTE PRINCIPALE

AMPLI. X

MAT 8.1.1996

14/19

