


J-K FLIP-FLOPS

MRTL MC900/800 series

MC974 • MC874

Available in TO-99 metal can, add "G" suffix.

J-K flip-flop with a direct clear input
in addition to the clocked inputs.




CLOCKED INPUT OPERATION①

t _n ②		t _{n+1} ③	
S	C	Q	Q̄
1	1	Q _n ③	Q _n
1	0	1	0
0	1	0	1
0	0	Q _n	Q _n ③

① Direct input (C_D) must be low.

② The time period prior to the negative transition of the clock pulse is denoted t_n, and the time period subsequent to this transition is denoted t_{n+1}.

③ Q_n is the state of the Q output in the time period t_n.



TYPICAL RESISTANCE VALUES

R1 = 600 Ω	R5 = 700 Ω
R2 = 300 Ω	R6 = 900 Ω
R3 = 550 Ω	R7 = 2k Ω
R4 = 640 Ω	R8 = 3k Ω

ELECTRICAL CHARACTERISTICS

MC974, MC874 (continued)

Characteristic	Symbol	Pin Under Test	MC974						MC874						Test Limits											
			-55°C		+25°C		+125°C		0°C		+25°C		+100°C		Min		Max		Min		Max		Min		Max	
Input Current	I_{in}	1	-	495	-	435	-	470	μA_{dc}	-	504	-	450	-	450	μA_{dc}	1	-	6	-	8	-	4			
	$2I_{in}^*$	2	-	990	-	870	-	940		-	1008	-	900	-	900		2	-	1,3	-						
	I_{in}	3 Δ	-	495	-	435	-	470		-	504	-	450	-	450		3	-	-	-						
	I_{in}	6	-	495	-	435	-	470		-	504	-	450	-	450		6	-	-	-						
Output Current	I_{A5}	5	2.47	-	2.54	-	2.35	$mAdc$	2.52	-	2.38	-	2.25	-	2.25	$mAdc$	-	5,6	-	-	8	4				
		7 Δ	2.47	-	2.54	-	2.35	$mAdc$	2.52	-	2.38	-	2.25	-	2.25	$mAdc$	-	7	-	-	8	4				
Saturation Voltage	$V_{CE(sat)}$	5 $\dagger\$$	-	200	-	210	-	280	$mVdc$	-	290	-	260	-	340	$mVdc$	-	1	-	3	8	4				
		5 $\ddagger\$$	-	-	-	-	-	-		-	-	-	-	-	-		-	1,3	-	-						
		5 $\Delta\$$	-	-	-	-	-	-		-	-	-	-	-	-		-	1,3	-	-						
		7 Δ	-	-	-	-	-	-		-	-	-	-	-	-		-	6	-	-						
		7 $\dagger\$$	-	-	-	-	-	-		-	-	-	-	-	-		-	1,3	-	-						
		7 $\ddagger\$$	-	-	-	-	-	-		-	-	-	-	-	-		-	3	-	-						
		7 $\Delta\$$	-	-	-	-	-	-		-	-	-	-	-	-		-	1,3	-	-						

Pins not listed are left open.

Δ Preset the flip-flop by the following procedure:

(1) Momentarily apply V_{BOT} to pin 6 to preclear flip-flop.

(2) After V_{BOT} is removed from pin 6, ground pins 1 and 3.

(3) Apply a negative-going clock pulse to pin 2 (see note \S) while pins 1 and 3 are still grounded. This changes the state of the flip-flop to the SET condition.

(4) Remove the grounds from pins 1 and 3, and proceed with the test.

\dagger Momentarily apply V_{BOT} to pin 6 prior to the arrival of the negative-going clock pulse to effect a change of state.


\S Clock Pulse to pin 2:

TEST VOLTAGE VALUES
(Volts)

@Test Temperature	V_{in}	V_{on}	V_{BOT}	V_{off}	V_{CC}	APPLIED TO PINS LISTED BELOW:					
						MC974	MC874	MC974	MC874	MC974	MC874
-55°C	1.014	1.014	1.50	0.710	3.00						
+25°C	0.844	0.815	1.50	0.595	3.00						
+125°C	0.674	0.674	1.50	0.320	3.00						
0°C	0.909	0.909	1.50	0.574	3.00						
+25°C	0.844	0.844	1.50	0.554	3.00						
+100°C	0.710	0.710	1.50	0.370	3.00						

MC974, MC874 (continued)


FIGURE 1 — CLOCK PULSE DEFINITION



SEQUENCE OF EVENTS:

- Voltage applied to Clock pin is raised to V_H . t_r is not critical, however should be less than 1.0 μs .
- Biases of all other inputs are applied. V_{CC} is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to V_L . t_f must remain within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

FIGURE 2 — TOGGLE MODE TEST CIRCUIT



MC974		
T _A	V _L	V _H
25°C	0.554 V	0.894 V
0°C	0.574 V	0.959 V
100°C	0.370 V	0.760 V

MC974		
T _A	V _L	V _H
25°C	0.565 V	0.865 V
-55°C	0.710 V	1.064 V
125°C	0.320 V	0.724 V

All voltages ± 10 mV

SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 3A — CLOCK-TO-OUTPUT PROPAGATION DELAY TIME






FIGURE 3B — SET-UP AND RELEASE TIME



For definitions of set-up and release times, see General Information Section.

FIGURE 3C — TEST CIRCUIT



SWITCHING TIMES

Test	Figure No.	Minimum		Maximum	
		Over Full Temperature Range (ns)			
t_{r-q-}	3A, 3C	25#	90		
t_{r-q-}	3A, 3C	25#	90		
t_{r-q+}	3A, 3C	25#	90		
t_{r-q+}	3A, 3C	25#	90		
t_{s+T-}	3B, 3C	—	50		
t_{s+T-}	3B, 3C	—	30		
t_{c+T-}	3B, 3C	—	50		
t_{c+T-}	3B, 3C	—	30		
t_{r-s-}	3B, 3C	—	0*		
t_{r-s-}	3B, 3C	—	+5*		
t_{r-c-}	3B, 3C	—	0*		
t_{r-c-}	3B, 3C	—	+5*		
t_{c_p+Q-}	4	—	90		
t_{c_p+Q-}	4	—	70		

Lightly loaded

* Negative switching time means the inputs can momentarily change before the clock pulse transition.

FIGURE 4 — DIRECT CLEAR PROPAGATION DELAY TIME

